Abstract-The temperature dependence of high-frequency noise characteristics for deep-submicrometer bulk and silicon-oninsulator (SOI) MOSFETs has been experimentally examined in this paper. With the downscaling of the channel length, our paper indicates that the power spectral density of the channel noise (S id ) of the bulk MOSFET becomes less sensitive to temperature due to the smaller degradation of the channel conductance at zero drain bias g d0 as temperature rises. We also show that the SOI-specific floating-body and self-heating effects would result in higher white-noise gamma factor. Finally, for both the bulk and SOI MOSFETs, since transconductance g m significantly decreases as temperature increases, their minimum noise figure NF min and equivalent noise resistance R n would degrade with increasing temperature.
I. INTRODUCTION
T HE NOISE performance of RF MOSFETs is critical to high-frequency applications, particularly to the design of low noise amplifiers, resulting in a need for the accurate noise modeling [1] . It is also well known that both smallsignal circuit parameters and noise sources play important roles in the high-frequency noise modeling. There have been many studies on the high-frequency noise characterization and modeling for bulk and silicon-on-insulator (SOI) MOSFETs [1] - [9] , and the temperature dependence of their small-signal performances has been also widely discussed [10] - [12] . In particular, Pascht et al. have conducted the temperature noise modeling for MOSFETs using the small-signal equivalent cir-cuit with channel noise source [2] . However, the temperature dependences of the channel noise and the four noise parameters have not been presented and discussed. Although the temperature dependences of the channel noise, the induced gate noise, and their cross-correlation noise for a medium-long channel device (L = 0.36 μm) have been investigated in [13] , whether the downscaling of channel length will impact the temperature dependence of high-frequency noise behaviors is rarely known and merits further investigation.
In this paper, with emphasis on the impact of channel-length scaling, we experimentally examine the temperature dependence of the power spectral density (PSD) of the channel noise (S id ) for both the RF bulk and SOI MOSFETs. In addition, the applicability of the popular van der Ziel model is also verified at different temperatures. Along with the extracted small-signal parameters and white-noise gamma factor, the temperaturedependent minimum noise figure NF min and equivalent noise resistance R n can be also well described.
II. DEVICES AND EXPERIMENTS
The RF MOSFETs used in this paper were fabricated using United Microelectronics Corporation (UMC) 0.13-μm bulk and SOI technologies, respectively. All the transistor's finger length, finger number, and group number are fixed to 3.6 μm, 16, and 2, respectively. The SOI MOSFETs are partially depleted, and their thicknesses for gate oxide, SOI layer, and buried oxide are 1.4, 40, and 200 nm, respectively.
The noise parameters of the device up to 10 GHz under different temperatures were measured using the ATN NP5B noise parameter measurement system. The pads and series parasitics were de-embedded to obtain the intrinsic-noise parameters. Then, the intrinsic-noise current sources can be extracted by following the approach presented in [3] , which is based on the noise matrix manipulation derived from the two-port noise theorem.
III. HIGH-FREQUENCY NOISE CHARACTERIZATION FOR BULK MOSFETS
The van der Ziel model widely adopted to characterize the PSDs for the channel noise (S id ) can be expressed as follows [7] , [14] :
(1) where γ is the white-noise gamma factor, g d0 is the channel conductance at zero drain bias, k B ≈ 1.38 × 10 −23 J/K is the Boltzmann constant, and T is the ambient temperature in Kelvin. Note that, as compared with the channel noise, since the other two noise sources (the induced gate noise S ig and the correlation noise between them, i.e., S igd ) have been shown to play an insignificant role in determining the high-frequency noise behaviors for devices downscaled into/beyond the deepsubmicrometer regime [15] , we will focus our studies on the channel noise source only. Fig. 1 shows the temperature dependence of the white-noise gamma factor γ for devices with different channel lengths. One can see that the temperature dependence is weak even for L = 0.12 μm device biased at high V GS . This implies that the temperature dependence of g d0 is still the major factor determining the temperature dependence of the channel noise S id , as suggested by (1) . For L = 0.12 μm device, since g d0 does not decrease with temperature as much as that for both L = 0.24 μm and L = 0.36 μm devices, as shown in Fig. 2 , instead of decreasing with temperature, the channel noise relatively remains constant over the whole temperature range, as shown in Fig. 3 . NF min and R n are two important figures of merit used to judge the noise performance of a device, and they can be respectively written as [15] , [16] 
Note that, in the aforementioned derivation, we have neglected the contribution from S ig and S igd .
From (2) and (3), we can see that, except S id , transconductance g m would play an important role in determining both intrinsic NF min and R n . The temperature dependence of g m for devices with different channel lengths is shown in Fig. 4 . It suggests that g m decreases with temperature at a rate larger than that for S id (refer to Fig. 2) . Therefore, according to (2) and (3), both NF min and R n would tend to become larger with increasing temperature as shown in Fig. 5(a) and (b) , respectively. 
IV. HIGH-FREQUENCY NOISE CHARACTERIZATION
FOR SOI MOSFETS Fig. 6 shows the white-noise gamma factor γ for both the bulk and SOI devices. It shows that, in the medium-long chan- nel devices (L = 0.36 μm) [13] , γ seems to remain the same for both SOI and bulk devices. However, the SOI devices would have an increasing γ as the channel length shrinks. Two mechanisms may contribute to this phenomenon, i.e., the floatingbody effect (FBE) and the self-heating effect (SHE) [17] . Due to the floating-body structure of the SOI n-channel MOSFET, there is a potential barrier between the source and the body region. Therefore, the holes generated by impact ionization [18] at a high-drain-bias condition can be easily trapped in the body volume, and the body potential can rise [17] , [19] . The elevated body potential would, in turn, lower the effective threshold voltage and accordingly increase the gate overdrive voltage V GT = V GS − V T . Then, a more conductive channel and, hence, larger S id can be expected. According to the van der Ziel model [see (1) ], a larger γ can be obtained using lower g d0 extracted at zero drain bias, where the FBE is negligible. Aside from that, due to the more substantial impact ionization current induced by the larger maximum channel electric field [18] at lower V GS (≈ V dd /2), the FBE would have a larger impact on the excess noise at lower V GS .
On the other hand, as V GS increases, the dc power and, therefore, the temperature of the SOI MOSFET increases due to the so-called SHE [18] , [20] . This effect is caused by poor thermal conductivity of the buried oxide, which is about two orders of magnitude less than that of the silicon [18] , [20] , and the lattice temperature would play an important role in determining the SOI MOSFET noise characteristics [8] . Aside from that, the noise arising from the neutral-body resistance should be enhanced by the elevated lattice temperature, and its contribution to the channel noise S id may have to be considered. However, since the effective mobility and, hence, the channel conductance should be accordingly decreased, the excess noise caused by the SHE would be partly counterbalanced by the reduction of the channel conductance. This captures the slight increase in γ at high V GS [see (1) ]. It is worth noting that, since the SHE may reduce the body potential by inducing more diode leakage [17] , the excess noise caused by the FBE at high V GS could be further alleviated. Fig. 7 shows the temperature dependence of γ for both SOI and bulk devices. Since the FBE can be eliminated at high temperature [19] , the channel suffering less FBE would have decreasing γ with increasing temperature. This is particularly obvious at low V GS , where the FBE dominates the excess channel noise behavior. For bulk devices, since they suffer from neither the FBE nor the SHE, they have similar γ over the whole temperature region.
Finally, we compare NF min and R n for the SOI and bulk devices for a given dc power consumption. Fig. 8(a) and (b) show the comparison of S id and g m , respectively, versus current for a given drain voltage V DS = 1.0 V. Because the SOI device has larger S id and lower g m than the bulk counterparts in our experiments, referring to (2) and (3), it is expected that it would have worse NF min and R n , as shown in Fig. 9 (a) and (b), respectively. It is worth noting that the extrinsic parameters, such as gate capacitance and terminal resistances, would not significantly contribute to the deviations, since both devices have been checked to have similar C gg [see Fig. 8 (c)] and terminal resistances (shown in Table I ) for each temperature.
It should be noted that we have neglected the neutralbody effect on the RF characterization in this experiment. This is because [21] has demonstrated the insignificant neutral-body effect on the RF small-signal characteristics of SOI MOSFETs except the output admittance. Aside from that, the body transconductance and drain leakage current have been presented to have significant effect mostly on the lowfrequency-noise behavior due to its low-pass nature [22] . Note that, at the very high frequency, the neutral-body resistance R b would be equivalently parallel to the channel resistance and can contribute to the output noise current associated with the drain terminal. However, its thermal noise contribution 4k B T /R b is at the level of about 1.66 × 10 −22 A 2 /Hz for R b ≈ 100 Ω and can be neglected compared with the extracted S id shown in Fig. 8(a) .
V. CONCLUSION
We have comprehensively investigated the temperature dependence of S id for both the deep-submicrometer bulk and SOI MOSFETs. For bulk MOSFETs, since the decreasing rate of g d0 with temperature is lowered as the channel length shrinks, S id would relatively remain constant over a large temperature range.
For SOI MOSFETs, the FBE and the SHE may contribute to the higher white-noise gamma factors, as compared with the bulk counterparts. The FBE dominates at the low V GS regime and can be suppressed by elevating the temperature. At the high V GS regime, where the SHE is significant, the excess noise contribution from the elevated lattice temperature would be partly counterbalanced by the lowered channel conductance. Therefore, as compared with the FBE, its contribution to S id may be less significant.
Aside from that, since the transconductance decreases with temperature at a rate higher than that for S id , both NF min and R n would accordingly increase. Our experiment also shows that the SOI device has worse NF min and R n due to the larger S id and lower g m than the bulk counterpart.
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